Skip to content

@siliconcompiler siliconcompiler

Change the repository type filter

All

    Repositories list

    19 repositories

    • siliconcompiler

      Public
      Modular hardware build system
      asicfpgahlsvhdledartlverilogmakesynthesiscmos
      Python
      •
      Apache License 2.0
      •121•1.1k•31•6•Updated Feb 20, 2026Feb 20, 2026

    • lambdalib

      Public
      Verilog hardware abstraction library
      Verilog
      •
      MIT License
      •7•46•3•0•Updated Feb 19, 2026Feb 19, 2026

    • scgallery

      Public
      SiliconCompiler Design Gallery
      Verilog
      •
      Apache License 2.0
      •7•59•0•2•Updated Feb 5, 2026Feb 5, 2026

    • lambdapdk

      Public
      Library of open source PDKs
      SourcePawn
      •
      Apache License 2.0
      •9•64•2•0•Updated Feb 3, 2026Feb 3, 2026

    • zerosoc

      Public
      Demo SoC for SiliconCompiler.
      SystemVerilog
      •9•62•5•0•Updated Jan 28, 2026Jan 28, 2026

    • logik

      Public
      A configurable RTL to bitstream FPGA toolchain
      Python
      •
      Apache License 2.0
      •5•56•2•0•Updated Jan 19, 2026Jan 19, 2026

    • fpga-timing-coverage-suite

      Public
      Python
      •
      MIT License
      •1•4•0•1•Updated Jan 13, 2026Jan 13, 2026

    • sc-leflib

      Public
      C++
      •
      Apache License 2.0
      •1•4•0•0•Updated Jan 12, 2026Jan 12, 2026

    • logiklib

      Public
      Library of FPGA architectures
      Python
      •
      Apache License 2.0
      •3•30•0•0•Updated Jan 6, 2026Jan 6, 2026

    • yosys

      Public
      Yosys Open SYnthesis Suite
      C++
      •
      ISC License
      •1k•0•0•0•Updated May 7, 2025May 7, 2025

    • sc-surelog

      Public archive
      Python
      •
      Apache License 2.0
      •0•1•0•0•Updated Mar 10, 2025Mar 10, 2025

    • OpenROAD-flow-scripts

      Public archive
      Verilog
      •
      Other
      •432•0•0•0•Updated Dec 11, 2023Dec 11, 2023

    • fossi-foundation.github.io

      Public archive
      FOSSi Foundation Website
      HTML
      •45•0•0•0•Updated Mar 2, 2023Mar 2, 2023

    • Surelog

      Public archive
      SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-…
      C++
      •
      Apache License 2.0
      •77•0•0•0•Updated Nov 7, 2022Nov 7, 2022

    • sc-education

      Public
      Educational material
      1•3•0•0•Updated Jul 14, 2022Jul 14, 2022

    • cva6

      Public archive
      The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
      C++
      •
      Other
      •884•1•0•0•Updated Jul 10, 2022Jul 10, 2022

    • common_cells

      Public archive
      Common SystemVerilog components
      SystemVerilog
      •
      Other
      •191•0•0•0•Updated Jun 30, 2022Jun 30, 2022

    • caravel_wrapper_heartbeat_example

      Public archive
      This repository is a clone of efabless' "caravel_user_project" template. It contains a netlist and GDS file produced by a SiliconCompiler build flow, in a forma…
      Verilog
      •
      Apache License 2.0
      •0•0•0•0•Updated May 18, 2022May 18, 2022

    • sc-rfcs

      Public
      RFCs for changes to SiliconCompiler
      Apache License 2.0
      •0•7•0•0•Updated Oct 29, 2021Oct 29, 2021