Skip to content
View Ashutosh-Rao's full-sized avatar

Block or report Ashutosh-Rao

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Mixed-Signal-FSM-Sequence-Detector Mixed-Signal-FSM-Sequence-Detector Public

    Mixed signal circuit implemented as a part of the Mixed Signal SoC Design Hackathon by IIT Bombay and Google

    Verilog

  2. AQ-Cloud-Site AQ-Cloud-Site Public

    Forked from AQ-Vis/AQ-Cloud-Site

    PES Innovation Lab's Internship 2020 Project - Air Quality Cloud Site Visualization

    HTML

  3. DEC-Code-32-bit-Mini-Project DEC-Code-32-bit-Mini-Project Public

    Verilog

  4. Digital-Circuits-Verilog Digital-Circuits-Verilog Public

    Verilog