You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This repository contains some basic digital circuits that were designed using Verilog and were tested on Xilinx Vivado.
Each folder contains the design code and it's coressponding testbench code.