This repository contains ZCU102 design files for PS and PL based 1G/10G Ethernet on a rolling release.
There are 6 available designs:
-
pl_eth_1g - PL 1000BASE-X design utilizing the AXI Ethernet 1G/2.5G Subsystem.
-
pl_eth_sgmii - PL SGMII design utilizing the AXI Ethernet 1G/2.5G Subsystem.
-
pl_eth_10g - PL 10GBASE-R design utilizing the AXI Ethernet 10G/25G Subsystem.
-
ps_emio_eth_1g - PS 1000BASE-X design utilizing the GEM over EMIO to a 1G/2.5G Ethernet PCS/PMA or SGMII IP.
-
ps_emio_eth_sgmii - PS SGMII design utilizing the GEM over EMIO to a 1G/2.5G Ethernet PCS/PMA or SGMII IP.
-
ps_mio_eth_1g - PS 10/100/1000BASE-T design utilizing the GEM over MIO to the TI DP83867 PHY onboard the ZCU102.
To get started with these designs, clone this repository to your local machine:
git clone https://github.com/Xilinx-Wiki-Projects/ZCU102-Ethernet.git
cd ZCU102-EthernetThis repository uses a rolling release model with tagged commits for version management. Each Xilinx tool version is marked with Start of Life (SOL) and End of Life (EOL) tags.
To see all available tagged versions:
git tag -lThis will display tags such as xilinx-v2023.1-SOL, xilinx-v2023.2-SOL, xilinx-v2024.1-SOL, etc.
To work with a specific version, checkout the corresponding SOL tag:
# Checkout a specific version (e.g., 2024.1)
git checkout xilinx-v2024.1-SOLOr to checkout the latest EOL tag for a version that has reached end of life:
# Checkout the final state of a version before removal
git checkout xilinx-v2023.1-EOLTo return to the latest version on the main branch:
git checkout mainNote: After checking out a tag, you'll be in a "detached HEAD" state. This is normal and allows you to explore that version. If you need to make changes, create a new branch from the tag:
git checkout -b my-branch-name xilinx-v2024.1-SOLWhen a new version is added that commit is tagged with SOL (Start of Life)
Ex:
xilinx-v<VERSION>-SOL
When a version falls off the back of our support window, the final commit will be tagged EOL (End of Life) indicating that no more updates will be made to that design. The directory will then be deleted from the repository.
Ex:
xilinx-v<VERSION>-EOL
For more information on a particular version, see the README.md contained within that version's directory.
If you find you are having difficulty bringing up one of the designs, or need some additional assistance, please reach out on the Xilinx Community Forums.
Be sure to search the forums first before posting, as someone may already have the solution!