Adilson Dias - FPGA Systems Engineer && 32 Years Systems Engineering && AMD Certified UltraScale/UltraScale+ && Custom 10GBASE-R PHY
"O FUTURO Γ PARA ONDE VOU!!!!" (The future is where I'm going!)
1974: Born in Carangola, small town in Minas Gerais, Brazil
1989: Left home at 15 - no high school in my village
1990: Worked as grocery store clerk while studying
1993: Joined Military Police; saw first terminal - green screen changed everything
Started teaching myself C, Pascal, Delphi after patrol shifts
1999: Publisher found my Tripod page, offered book contract
2000: Left stable police job. Everyone said I was crazy.
Published 5 books. COMDEX 2000 book launch in SΓ£o Paulo.
2001: 10 books published by age 27
2008: Ported Linux kernel to mobile device (registered MACH_TYPE_M700)
2026: 38 FPGA trading system projects
"Aprendi tudo o que sei sozinho e na marra"
(I learned everything I know alone and the hard way)
Archived proof: web.archive.org/adilson.com.br (2001-2008)
Senior Systems Engineer with 32 years of experience (since 1993). Building complete trading systems from FPGA hardware through custom Linux distributions.
Current Focus: C++/FPGA/Java systems development
Specialization: FPGA/C++ trading systems architecture
Background: Enterprise integration architect, published technical author, Linux kernel contributor
Trading: S&P 500 and Nasdaq futures since 2008 (real money, systematic strategies)
Complete low-latency trading infrastructure β 38 projects demonstrating production-grade architecture from FPGA hardware acceleration through GPU machine learning to custom Linux distribution.
Repository: github.com/adilsondias-engineer/fpga-trading-systems
βββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
β HARDWARE LAYER (FPGA) β
β Ethernet PHY β ITCH 5.0 Parser β Order Book β PCIe DMA β
β MII/RGMII (9 msg types) (8 symbols) (zero-copy) β
β 120-170ns Gen2 x4 β
βββββββββββββββββββββββββββββββββββββββ¬ββββββββββββββββββββββββββββββββ
β
βΌ
βββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
β SOFTWARE LAYER (C++) β
β PCIe Gateway β LMAX Disruptor β XGBoost GPU β Market Maker FSM β
β (DPDK: 0.04ΞΌs) (lock-free) (84% accuracy) (quote generation)β
β 10-100ΞΌs FIX 4.2 protocol β
βββββββββββββββββββββββββββββββββββββββ¬ββββββββββββββββββββββββββββββββ
β
βΌ
βββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
β INFRASTRUCTURE LAYER β
β TradingOS (Custom Linux) β Prometheus/Grafana β SDL2 Control Panelβ
β RT kernel, CPU isolation β System monitoring β 5120x1440 display β
β CUDA 13.0, XDMA driver β Health checks β Process control β
βββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββββ
| Component | Latency | Notes |
|---|---|---|
| FPGA Order Processing | 120-170 ns | Per order |
| FPGA Wire-to-BBO | < 5 ΞΌs | Complete pipeline |
| DPDK Kernel Bypass | 0.04 ΞΌs | Production HFT-grade |
| AF_XDP Kernel Bypass | 0.05 ΞΌs | 4Γ faster than UDP |
| XGBoost GPU Inference | 10-100 ΞΌs | 84% accuracy, CUDA 13.0 |
| Order Execution Round-trip | ~2 ΞΌs | Order β Fill |
| Board | FPGA | Use Case |
|---|---|---|
| Digilent Arty A7-100T | Artix-7 XC7A100T | Foundation, MII Ethernet |
| ALINX AX7203 | Artix-7 XC7A200T | Gigabit RGMII, PCIe Gen2 x4 |
| Digilent Genesys 2 | Kintex-7 XC7K325T | High-performance development |
| ALINX AX7325B | Kintex-7 XC7K325T | 4Γ 10GbE SFP+, 40GbE QSFP+ |
Foundation (1-5): Digital design fundamentals
Network & Parsing (6-8, 13): UDP/IP stack, ITCH 5.0 parser, hardware order book
Applications (9-14): Multi-protocol gateways (TCP/MQTT/Kafka), mobile apps, IoT displays
PCIe Integration (20-24): Gigabit Ethernet, PCIe DMA, FPGA-CPU zero-copy path
Trading System (25-26): XGBoost market maker, FIX 4.2 execution engine
Infrastructure (28-30): System orchestration, SDL2 control panel, TradingOS (custom Linux)
Advanced (31-38): 10GbE development, DPDK optimization, multi-exchange connectivity
- NASDAQ ITCH 5.0: 80,000 messages, 600+ msg/sec sustained
- Binance WebSocket: 563,037 samples (production-scale)
- XGBoost Training: 90+ million NASDAQ messages, 335,401 training samples
- Symbols: AAPL, TSLA, SPY, QQQ, GOOGL, MSFT, AMZN, NVDA
Ported Linux to ETEN Glofiish M700 Windows Mobile device:
- Registered official MACH_TYPE_M700 (#1755) β May 10, 2008 at 13:35:06
- Code shipped in mainline Linux kernel and U-Boot bootloader for years
- Modified Skyeye ARM emulator with M700 machine support
- Patched Linux kernel 2.6.24.4 and 2.6.25-rc7 for Samsung S3C2442AL
- 60-hour debugging session identifying CPU detection bug
- Collaborated with Harald Welte (Netfilter/iptables maintainer, OpenMoko founder)
- Successfully achieved SSH login on custom kernel
Proof:
- Official ARM Linux Machine Registry #1755 β
Contact: Adilson de Souza Dias | Created: Sat, 10 May 2008 13:35:06 - Fedora U-Boot commit β
#define MACH_TYPE_M700 1755 - Blog archive (2008) β development documentation
10 technical books published by age 27 β Editora CiΓͺncia Moderna, Rio de Janeiro
| Year | Title | Topic |
|---|---|---|
| 1999 | Delphi para todas as versΓ΅es | RAD Development |
| 2000 | Delphi Banco de Dados com SQL | Database Programming |
| 2000 | Dicas de Delphi | Tips & Techniques |
| 2000 | WAP - A internet sem fios | Mobile Development |
| 2000 | Desenvolvendo com Borland C++ Builder | C++ Programming |
| 2000 | Desvendando WMLScript | Mobile Scripting |
| 2000 | Imprimindo em Delphi | Report Generation |
| 2000 | Delphi & MySQL | Linux/Windows Integration |
| 2001 | Banco de Dados com C++ Builder | C++ & Databases |
| 2001 | Kylix: Linux para programadores | Linux Development |
- C++: 32 years (since 1993) β authored teaching books, systems programming
- Java: 24 years (since 2000) β J2EE, enterprise integration
- Python: 10+ years β automation, ML pipelines, XGBoost
- VHDL: Intensive 2025-2026 β 38 FPGA projects
- Kernel Bypass: DPDK (0.04ΞΌs), AF_XDP + eBPF (0.05ΞΌs)
- PCIe: XDMA DMA engine, zero-copy FPGAβCPU
- GPU: CUDA 13.0, XGBoost GPU inference
- IPC: LMAX Disruptor pattern, lock-free ring buffers
- Linux: Custom distributions (TradingOS), RT kernel, CPU isolation
β’ AMD/Xilinx: Designing with the UltraScale and UltraScale+ Architectures (Credential ID: 23339693, Issued: February 2026) β’ AMD/Xilinx: Designing FPGAs Using Vivado Design Suite 1 (Credential ID: 82618305, Issued: February 2026) β’ Certified C++ Developer (Professional Level) β’ ARM Linux Kernel Contribution (2008): Custom ARM Linux kernel for embedded systems, device driver development, real-time optimization
- 38 professional certifications total
2025-2026: FPGA Trading Systems Portfolio
38 projects, complete trading infrastructure, custom Linux distribution
2008: Linux Kernel Development
ARM porting, MACH_TYPE_M700 registration, kernel patching
2000: Published Technical Author
10 books, COMDEX 2000 book launch, built Brazilian developer community
1999: First Book Contract
Publisher found self-taught programmer's Tripod page
1993: Started Programming
Self-taught C/Pascal/Delphi
The Rare Combination:
| Dimension | Depth |
|---|---|
| C++ Experience | 32 years (authored teaching books) |
| FPGA Development | 38 projects, 4 hardware platforms |
| Systems Programming | Kernel contributions, custom OS |
| Production Systems | 26M+ data points, 99.8% uptime |
Not a career transition β a convergence of 32 years building toward this.
"SΓ£o com grandes dificuldades que conseguimos conquistar os mΓ©ritos da vida"
(It is through great difficulties that we achieve life's merits)
β My own words, written in 2002. Still my motto.
"Why complicate if you can simplify" β My approach to systems.
- πΌ LinkedIn
- π Website
- π» GitHub
- π FPGA Portfolio
- π Archive (2001-2008)
Location: Melbourne, Victoria, Australia
Seeking: C++/Java/FPGA trading systems roles
Open to: Sydney, Singapore, Hong Kong, London, New York
From grocery store clerk in a small Brazilian town to FPGA trading systems.
The kid who said "O FUTURO Γ PARA ONDE VOU" is still chasing it.