UART Design and Implementation on BASYS 3 Board Using SystemVerilog You can run the project using Xilinx Vivado. The source files and the constraints are inside the folder CS_223_Project_Full. Generate bitstream and load the bitstream into two BASYS 3 boards, and connect the two boards via jumper cables, keeping in mind the connection ports specified in the constraints file. You can connect a board to itself as well.
-
Notifications
You must be signed in to change notification settings - Fork 0
oegecelik/UART-Design
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
UART Design and Implementation on BASYS 3 Board Using SystemVerilog
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published