Build environment for APB-UART module
-
Updated
Jan 26, 2026 - SystemVerilog
#
apb-protocol
Here are 4 public repositories matching this topic...
Verilog-based vending machine controller IP core, supporting multi-clock domain operation, inventory management, and currency denominations. Built with the APB protocol for efficient configuration, it offers smart change calculation and robust error handling. Developed in the SURE ProEd internship training with experts.
embedded-systems error-handling verilog memory-management vlsi digital-systems fpga-development vlsi-design hardware-design internship-project apb-protocol sure-trust vending-machine-controller sure-proed multi-clock-domain
-
Updated
Apr 25, 2025 - Verilog
Design and verification of the Advanced Peripheral Bus (APB) protocol using Verilog. Includes Verilog modules for APB operations and a testbench for verifying functionality and compliance with protocol standards.
-
Updated
Jul 28, 2025 - Verilog
UVM-based verification environment for an APB FIFO design with comprehensive test coverage and bug analysis.
systemverilog fifo uvm fifo-queue apb uvm-verification systemverilog-test-bench uvm-testbench apb-protocol
-
Updated
Jan 14, 2026 - SystemVerilog
Improve this page
Add a description, image, and links to the apb-protocol topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the apb-protocol topic, visit your repo's landing page and select "manage topics."