Skip to content

[AMDGPU] Add machineFunctionInfo to recent MIR tests #179602

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
perlfu merged 2 commits into from
Feb 4, 2026
Merged

[AMDGPU] Add machineFunctionInfo to recent MIR tests #179602

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
8f66348
[AMDGPU] Add machineFunctionInfo to recent MIR tests
perlfu Feb 4, 2026
4bb28c6
- Fix unnecessary check lines for entry functions
perlfu Feb 4, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 2 additions & 1 deletion llvm/test/CodeGen/AMDGPU/gfx11-sgpr-hazard-latency.mir
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -5,12 +5,13 @@
---
name: gemm_loop1
tracksRegLiveness: true
machineFunctionInfo:
isEntryFunction: true
body: |
; GFX11-LABEL: name: gemm_loop1
; GFX11: bb.0:
; GFX11-NEXT: successors: %bb.1(0x80000000)
; GFX11-NEXT: {{ $}}
; GFX11-NEXT: S_WAITCNT 0
; GFX11-NEXT: renamable $vgpr0 = V_MOV_B32_e32 0, implicit $exec
; GFX11-NEXT: renamable $vgpr1 = V_MOV_B32_e32 0, implicit $exec
; GFX11-NEXT: renamable $vgpr2 = V_MOV_B32_e32 0, implicit $exec
Expand Down
4 changes: 2 additions & 2 deletions llvm/test/CodeGen/AMDGPU/schedule-barrier-latency-gfx9.mir
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -16,7 +16,6 @@
; GFX9: ; %bb.0:
; GFX9-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX9-NEXT: ; implicit-def: $vgpr2_vgpr3
; GFX9-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT: global_load_ushort v14, v[0:1], off
; GFX9-NEXT: ; implicit-def: $vgpr4_vgpr5
; GFX9-NEXT: global_load_ushort v15, v[4:5], off
Expand Down Expand Up @@ -74,7 +73,6 @@
; GFX9-TGS: ; %bb.0:
; GFX9-TGS-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX9-TGS-NEXT: ; implicit-def: $vgpr2_vgpr3
; GFX9-TGS-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-TGS-NEXT: global_load_ushort v14, v[0:1], off
; GFX9-TGS-NEXT: ; implicit-def: $vgpr4_vgpr5
; GFX9-TGS-NEXT: global_load_ushort v15, v[4:5], off
Expand Down Expand Up @@ -136,6 +134,8 @@
---
name: test_workgroup
tracksRegLiveness: true
machineFunctionInfo:
isEntryFunction: true
body: |
bb.0:
%0:sgpr_256 = IMPLICIT_DEF
Expand Down