Skip to content

Pull requests: llvm/circt

New pull request New
193 Open 6,950 Closed
193 Open 6,950 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[FIRRTL] Generate annotation code from tablegen FIRRTL Involving the `firrtl` dialect
#9604 opened Feb 4, 2026 by youngar Loading…
1
[circt-reduce] Add list-create-element-remover reduction FIRRTL Involving the `firrtl` dialect Reducer Related to `circt-reduce`
#9603 opened Feb 4, 2026 by seldridge Loading…
1
[FIRRTL][CAPI] Update RefType creation to support layers
#9600 opened Feb 3, 2026 by unlsycn Loading…
2
[Comb] Fix assertion failure in extractConcatToConcatExtract pattern (Fixes #9573)
#9598 opened Feb 3, 2026 by m2kar • Draft
3 tasks done
1
3
[Arc] Fix crash on inout ports in LowerState pass (Fixes #9574)
#9597 opened Feb 3, 2026 by m2kar • Draft
[datapath] Signed Partial Product Generation
#9592 opened Feb 2, 2026 by cowardsa Loading…
@uenoku
1
[circt-verilog] add error message for multiple driver targetting same bits
#9590 opened Feb 2, 2026 by 5iri Loading…
1
1
[LLHD] teach Deseq about projected fields via ValueField keys
#9588 opened Feb 2, 2026 by 5iri Loading…
1
[HandshakeToHW] Fix crashes when multiple syncs with different numbers of none inputs are used
#9587 opened Feb 2, 2026 by zhengyao-lin Loading…
1
2
[FIRRTL][NotForCommit] Add ReadDesignConfigInt intrinsic for post-Verilog configuration
#9586 opened Feb 2, 2026 by uenoku • Draft
5
[Python] Add HLMemType and FirMemType bindings to Seq dialect
#9585 opened Feb 2, 2026 by yassinz Loading…
[MooreToCore] Emit targeted diagnostics for unsupported module port types (fixes #9572)
#9575 opened Feb 1, 2026 by m2kar Loading…
1
[MooreToCore] Add UnionType conversion support (Fixes #9570) LLHD Moore
#9571 opened Feb 1, 2026 by m2kar Loading…
6 tasks done
1
16
[firtool] Only run verifiers at required points in the pipeline FIRRTL Involving the `firrtl` dialect
#9559 opened Jan 30, 2026 by youngar Loading…
2
[FIRRTL][OM] Use signed integer attributes
#9548 opened Jan 29, 2026 by rwy7 Loading…
8
Force constant evaluation in slang front-end
#9547 opened Jan 29, 2026 by dinoruic Loading…
1
[Arc] Add Support for Dynamic Strings to the Arcilator Runtime Arc Involving the `arc` dialect
#9546 opened Jan 29, 2026 by KavyaChopra04 Loading…
15
[SCFToCalyx] Fix crash when calling external functions (Fix #9529)
#9530 opened Jan 28, 2026 by m2kar Loading…
1
3
[FIRRTL] Add InstanceGraphInstanceOpInterface to InstanceChoiceOp
#9523 opened Jan 27, 2026 by uenoku Loading…
9
[Firtool] Move infer domains after expand whens
#9494 opened Jan 22, 2026 by rwy7 • Draft
1
5
Fix bit-select sensitivity lists leaking LLHD ops (Fixes #9469)
#9481 opened Jan 20, 2026 by 5iri Loading…
15
[FIRRTL] Add DomainKind attribute to WireOp for domain-typed Wires
#9453 opened Jan 14, 2026 by MrRoy09 Loading…
[InnerSymbolTable] Expose a method to add an InnerSymTarget.
#9446 opened Jan 13, 2026 by mikeurbach Loading…
5
[FIRRTL] Drop Source/Sink Annotation Support
#9429 opened Jan 8, 2026 by seldridge • Draft
2
[LLVM] try/integrate llvm/llvm-project#171775
#9402 opened Jan 3, 2026 by makslevental • Draft
2
ProTip! What’s not been updated in a month: updated:<2026-01-04.